



## DYNAMIC ENGINEERING

150 Dubois St. Suite C, Santa Cruz, CA 95060

Ph: 831-457-8891 / Fax: 831-457-4793

[sales@dyneng.com](mailto:sales@dyneng.com) [www.dyneng.com](http://www.dyneng.com)

Est. 1988

---

# Statement of Volatility

## PN: PMC-OctalUART-232

**Manufacturer Part Number:** PMC-OctalUART-232, includes all types (-RIO, etc.)

**Manufacturer Part Description:** PMC with FPGA, 2x Quad UART's, RS-232 transceivers

**FPGA Type:** Xilinx Spartan VI – typically “25” – SRAM configuration type.

**Memory Type:** FLASH, SRAM, UART FIFO

**Memory Size:** varies with installed FPGA

**Volatility:** SRAM and FIFO memories cleared by power cycle. FLASH is retained through power cycle. FLASH is not accessible by user for writing or read-back. FLASH is used to reload FPGA at power-on.

**User Accessible:** SRAM within FPGA is configured into registers etc. FPGA features are R/W [in many cases] to user software. SRAM contents are lost at power down and re-written with base design from FLASH upon power-on. UART FIFO's are used to store user data during operation. All data is lost when powered down. When reset, pointers are reset making current data inaccessible.

**Clearing Procedure:** Power cycle or re-write data stored contents per approved procedure.

**Notes or Warnings:** None