
DYNAMIC ENGINEERING

User Manual

PCIeBPMCX2

2 Position PMC Compatible Carrier



Revision G1
Corresponding Hardware: Revision A-G
Current Revision Fab number:10-2011-0307

PCIEBPMCX2

PCIe and PMC Compatible Carrier

Dynamic Engineering 150 DuBois St Suite C Santa Cruz, Ca. 95060 831-457-8891 831-457-4793 FAX This document contains information of proprietary interest to Dynamic Engineering. It has been supplied in confidence and the recipient, by accepting this material, agrees that the subject matter will not be copied or reproduced, in whole or in part, nor its contents revealed in any manner or to any person except to meet the purpose for which it was delivered.

Dynamic Engineering has made every effort to ensure that this manual is accurate and complete. Still, the company reserves the right to make improvements or changes in the product described in this document at any time and without notice. Furthermore, Dynamic Engineering assumes no liability arising out of the application or use of the device described herein.

The electronic equipment described herein generates, uses, and can radiate radio frequency energy. Operation of this equipment in a residential area is likely to cause radio interference, in which case the user, at his own expense, will be required to take whatever measures may be required to correct the interference.

Dynamic Engineering's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Dynamic Engineering.

©2011-2016 by Dynamic Engineering.
Other trademarks and registered trademarks are owned by their respective manufacturers.
06/20/16

Connection of incompatible hardware is likely to cause serious damage.



Table of Contents

PRODUCT DESCRIPTION	6
DipSwitch Settings	8
Interrupts	11
IDSEL	11
PMC Interface miscellaneous notes:	12
Options	12
Power supplies	13
P3, P4, P6 PINOUT	15
J1, J4, J5 PINOUT	15
PMC MODULE REAR IO -SCSI INTERFACE PIN ASSIGNMENT	16
PMC MODULE REAR IO -DIN INTERFACE PIN ASSIGNMENT	17
PMC MODULE REAR IO – ETHERNET/SERIAL PIN ASSIGNMENT	18
APPLICATIONS GUIDE	19
Interfacing	19
Construction and Reliability	20
Thermal Considerations	20
WARRANTY AND REPAIR	21
Service Policy Out of Warranty Repairs	2 1 21



For Service Contact.	2
SPECIFICATIONS	22
ORDER INFORMATION	23



List of Figures

FIGURE 1	PCIEBPMCX2 JN4 SCSI INTERFACE STANDARD	16
FIGURE 2	PCIEBPMCX2 JN4 DIN INTERFACE STANDARD	17
FIGURE 3	PCIEBPMCX2 JN4 ETHERNET/SERIAL INTERFACE STANDARD	18



Product Description

PCIeBPMCX2 is part of the Dynamic Engineering PCI Express and PMC Compatible family of modular I/O components. PCIeBPMCX2 adapts one or two PMC's to PCIe.

The PMC(s), when mounted to PCIeBPMCX2 create a stacked assembly which is PCIe compliant height wise – only 1 slot used. The Bezel IO on the PMC in position 0, if any, is available at the standard PC IO port – typically at the rear of the computer. User IO on connector Pn4 is available for internal routing at the top of the carrier card. SCSI or DIN connectors can be installed. DIN are the default.

PCIeBPMCX2 uses up to 4 PCIe lanes to operate with PCI-25, 33, 50, 66,100 or 133 speeds.

With PCIeBPMCX2 => 4, 8, 16 or 32 lane connectors can be used.

Unlike PCI, the PCIe specification provides for 12V power [only] to be used by the Express module. A minimal amount of 3.3V is available from the Express connector but not enough to power typical PMC devices. Local power supplies operate from the +12V to create the rest of the PMC voltages [-12, 5V, 3.3V]. The 5V and 3.3V power supplies can source 9.5A each and the –12V is designed for 4A, but effectively limited by the single pin assigned by the PMC specification. For higher current requirement modules the **Zero Slot** FAN options are recommended.

The transparent bridge does not require any software interaction. Your PMC drivers will work without modification when hosted by the PCIeBPMCX2. The bridge can provide higher bandwidth for DMA transfers if some settings are adjusted. Dynamic Engineering Windows and Linux drivers for PMC 's automatically detect the bridge and make the adjustment.



Special features:

- PCIe Compliant 4 lane design based on highest performance bridge TSI384.
- PCI, PCI-X compliant on secondary [PMC] bus
- LED's on plus 12V, minus 12V, plus 5V, plus 3.3V plus bridge power. Each is controlled by a voltage monitoring circuit. If illuminated, the voltages are within bounds. Additional LED's on Busmode "Present"
- LED's on PCle Lane Status (1-4)
- Local power supplies for +5, 3.3 and M12
- VIO set to 3.3V.
- 32 or 64 bit operation
- 133, 100, 66, 50, 33 or 25 MHz operation.
- Front panel connector access through PCI bracket
- User IO [Pn4] available through SCSI II connector. Spare pins on SCSI connector can be shunt selected to power or ground. Routing done as matched length, differential pairs with 100 Ω differential impedance.
- Cooling cutouts for increased airflow to PMC's
- Optional Fan(s) for increased airflow, all positions have "zero slot" height feature
- Optional JTAG programming support
- Option for Ethernet and Serial ports attached to position 0.
- Clearance for XMC connectors.
- User Selection for AC, DC and open for both PMC Bezels and PCIe Bezel.

The PCIeBPMCX2 is ready to use with the default settings. Just install the PMC(s) onto PCIeBPMCX2 and then into the system. There are a few settings to optimize performance.

Why the Tsi384 instead of the PEX8114? Most current PCIe carriers for PMC are using the PLX PEX8114 device. The Tundra Tsi384 has significantly better performance. For the details request the Tundra speed comparison document. It is a confidential document so we can't reprint the results here.

Bench marking with real HW in multiple implementations has shown better than 50% utilization of the PCI interface is achievable. For example our HOTLink [6 channel design] using the same bridge with the local bus set to 50 MHz has achieved better than 25 MLW/s [100+ Mbytes/sec] on a continuous basis. Your results may vary depending on the installed PMC and SW in use. In the case of the HOTLink testing the data is DMA transferred [host \infty target] and was externally transmitted/received at 250 Mbits/sec across 3 TX/RX pairs.

Faster, lower powered, simpler power supply requirements, higher MTBF. In short a better product. We use PLX devices on a number of our designs. In this case the Tundra part is superior.



DipSwitch Settings

Please note that the switch numbering and 'C' and 'O' definitions are per the silk screen.

The dipswitch is numbered SW1 and is located under position 1. SW1 controls the Bridge operation.

For forced operation use the following settings: Note that the PMC must be capable of operating at the selected frequency. To become independent of the PMC open switch1.5

Mode and Bus Rate	PCI_PCIXCAP	PCI_SEL100	PCI_M66EN
switches	1,2,3	4	5,6
PCI 25 MHz	C,C,C	0	C,C
PCI 33 MHz	C,C,C	С	C,C
PCI 50 MHz	C,C,C	0	C,O
PCI 66 MHz	C,C,C	С	C,O
PCI-X 50 MHz	C,O,C	0	C,O
PCI-X 66 MHz	C,O,C	С	C,O
PCI-X 100 MHz	C,O,O	0	C,O
PCI-X 133 MHz	C,O,O	С	C,O

For automatic operation use the following settings

Mode and Bus Rate	PCI_PCIXCAP	PCI_SEL100	PCI_M66EN
switches	1,2,3	4	5,6
Automatic selection	C.O.O	C/O	C.O

Please note switch 4 is used to select between the upper and lower frequency at each frequency level (25/33, 50/66, 100/133)



Special selections for the Tsi Bridge

For more information please refer to the Tundra® documentation

The DIPSWITCH has 8 switches. Normal IC pin numbering is used; 1-16 comprise switch 1, 2-15 => switch 2 and so forth.

Sometimes it is handy to come back to a known configuration after playing with the settings... Factory default setting is "C O O C C O O O" C= closed [up], O = Open [down].

SW1

Switch number 1 of SW1 corresponds to S_PCIXCAP and P_PCIXCAP. When closed the signals are tied together. When open the signals are isolated. The S_PCIXCAP is tied to the PMC position PCIXCAP signal. P_PCIXCAP is tied to the Bridge. When connected together automatic operation is enabled; the PMC and Bridge negotiate for the frequency automatically. Setting to open isolates the two devices, and allows the user to override the PMC set-up.

DIPSWITCH pins 16, 15, and 14 are tied together to allow the user to control the bridge side of PCIXCAP with options on switches 1, 2, 3. Connecting the signals through on **switch 1** and leaving switches 2, 3 open is the default setting for standard operation.

Closing **switch 2** can be used to ground the Bridge side PCIXCAP signal and selectively ground the PMC version of the signal if position 1 is also closed. This has the effect of forcing the speed range to be 25-66 MHz.

Closing **switch 3** can be used to create an intermediate voltage on the PCIXCAP signal on the Bridge and optionally on the PMC side. There is a $56K\Omega$ pull-up to 3.3 on the secondary side of the switch. Closing switch 3 adds the pull-down resistor – $10K\Omega$ to ground. PMC's with PCI-X 66 capability should have the $10~K\Omega$ pull-down on the PMC making the intermediate voltage selection automatic.

PMC cards operating at PCI 66 MHz [not PCI-X] will ground the PCIXCAP signal and leave M66EN high. The ground from the PMC will override the switch 3 setting unless switch 1 is open.

Switch 4 when open leaves PCI Select 100 pulled up to 3.3 though an $8.2K\Omega$ resistor. If the switch is closed the signal is tied to ground. [feature added for revision 2 and later boards. Revision 1 boards can have this option added.] PCI



Select 100 is used to toggle between 100 and 133 or 50 and 66 or 25 and 33. The default selection is closed to allow the PMC to select 33, 66, or 133 MHz.

Switch 5 and **Switch 6** correspond to S_M66EN and P_M66EN respectively. When Switch 5 is closed and Switch 6 is open the signals are connected together with a light pull-up on each side. This is the default setting. When Switch 6 is closed the Bridge side is forced to ground – low speed operation.

When open the signal is '1' assuming that the PMC does not pull the signal down. S_M66EN/P_M66EN acts as an open drain signal with any of the nodes capable of reducing the clock rate and all nodes required to operate at the higher rate. Select the secondary side [PMC] PCI bus frequency. With the PCIe to PCI bridge the PCI clock is not related to the PCIe rate. The switches and card pin strapping control the frequency. Tying the M66EN between the bridge and PMC plus doing the same for the PCIXCAP signal will allow for automatic clock selection based on the PCI/PCI-X specifications.

Position 7 corresponds to PLL_BiPass. When closed the signal the PLL is bipassed. When open the PLL is engaged. Default is open for PLL operation.

Position 8 is used to ground the Monarch pin J2-64. A pull-up holds the signal high when the switch is not closed. Closing the switch grounds the signal.



Interrupts

Interrupts from the PMC are connected from the PMC to the primary PCIe bus. INTA through INTD are mapped indirectly to the bridge where the interrupt requests are mapped into PCIe control words and sent to the host computer. The host will respond over PCIe as programmed by the user software to deal with the interrupt. The operation is transparent to software as if the transaction happened over a PCI bus.

SW3 and SW4 are used to route the PMC interrupts. The selections include PMC \Leftrightarrow PMC interrupts and PMC \Leftrightarrow Host connections [via bridge as described above].

Switch #	SW3	SW4
1	INTD_0/INTD#	INTC_1/INTD#
2	INTC_0/INTC#	INTB_1/INTC#
3	INTB_0/INTB#	INTA_1/INTB#
4	INTA_0/INTA#	INTD_1/INTA#
5	INTD_0/INTR_DI	INTD_1/INTR_DI
6	INTC_0/INTR_CI	INTC_1/INTR_CI
7	INTB_0/INTR_BI	INTB_1/INTR_BI
8	INTA_0/INTR_AI	INTA_1/INTR_AI

With the second half of the switches the user can interconnect any of the interrupt levels between the two PMC's. With switches 1-4 of SW3,4 the user can connect the interrupt levels through to the host. For example: selecting switch 4 on SW3 will put PMC 0 INTA on INTA# and selecting switch 3 on SW4 will remap INTA on PMC 1 to INTB#.

IDSEL

Header J15 is used to select the upper or lower address to use with IDSEL. When J15 is installed the lower set is used. The lower address set is AD16 for PMC0 and AD17 for PMC1. The upper address range [J15 open] is set to AD20, AD21 for PMC0 and PMC1 respectively.



PMC Interface miscellaneous notes:

Jn2 pins 58 and 64 are pulled up to 3.3V with 4.7K Ω . Pin 60 is open. This configuration works with most Monarch capable PMC's. Please contact Dynamic Engineering if you need alternate settings. The monarch pin is also tied to the DIPSWITCH for user selection.

Options

PCIeBPMCX2 features cooling cutouts designed to support the addition of a fan in one and/or two positions for each PMC. On PrPMC's, and other PMC's with high thermal loads the fan option is a good idea. On cards with a lower thermal profile the fan(s) is not needed. The fan produces ~5 CFM in a small area to create a high LFM rating suitable for most cooling requirements. The fan used has a relatively low noise rating for quiet operation. Positions 1-4 are numbered with 1 is closest to the PCI bezel and position 4 at the opposite end of the card.

The fan positions are designed to allow the fan to be mounted through the PCB. The thickness of the PCB is used to reduce the overall thickness of the fan. By doing so fans can be used, and be legal for height [less than .105"] on the rear of the card. Both Fan positions are located outside of the connector area to allow the PMC the full height [4.7 mm] per the PMC specification plus some air gap.

Please note the full 10 MM is available within the entire connector area, fans or not

PMC0 can have connections to an optionally installed RJ45 [J18, J10] connectors to provide two Ethernet ports. 2.15 specification compliant. In addition two serial ports [J16, J17] can be added. Please see the webpage for ordering information. Certain IO signals will be isolated from the rear IO connector when these selections are made.



Power supplies

PCIe has one glaring weakness... not enough power to the main PCIe connector for the smaller lane count boards. 12V, 3.3V, and 3.3V AUX are available on the backplane connector. PCIeBPMCX2 uses 12V and 3.3V AUX. The 3.3V rail is used for the bridge and not connected to the PMC. The PCIe 12V is also used to generate the 1.2V for the Bridge.

12V is DIODE coupled to a second power connector located at the rear of the card. For PMC applications requiring more than 50W total power consumption the rear connector should be added.

The 12V rail is tied to the PMC 12V input and to the power supplies that generate the M12, 5V, 3.3V.

The 12V input rail at the gold finger connector is limited to about 5.5A max. 66W is the maximum input power. The power supplies have been measured to be about 90% efficient leaving 59.4W for internal use. The Tsi384 can use up to 2W leaving a minimum of 57.4W for the PMC. The 50W suggestion above provides some margin against the 57.4W budget.

The 5V and 3.3V supplies can generate 9.5A each – exceeding the capacity of the 12V input rail. Minus 12 has excess capacity and should be limited to 1A per PMC due to pin limitations on the PMC connector. +12V also shares this limitation.

For designs using less than 5A on the 5V and 3.3V rails and operating in a "lab" environment no additional cooling is required. With loads approaching 5A and or operating at higher temperatures forced air cooling is required. The zero slot fans provide enough air flow to extend the operational limit of the supplies. The full 9.5A may require additional airflow to the rear of the card depending on the operational temperature etc.

3.3 AUX is directly routed to the PMC on the 3.3V AUX pin.

Many implementations will stay within the 57.4W limitation. For those designs needing the **extra** power, a mating power connector and wire or cables are needed. We have a connector with open wire on one side to allow you to build your own. We will create a set of standard cables based on the most common connector options available to bring in the added 12V.



Three connector options are available. –DD for a "Disk Drive" style right angle connector that will mate with the standard 4 pin HDD cable. Each pin can handle 5A. There is 1 12V pin on this style connector allowing an additional 60W to be input to the board. The –DDV is a vertical version of the –DD connector and can be used when needed in a 1/2 length configuration. The –OT version has a screw terminal block connection on the cable side. This connector has 2 high current pins for +12 and 2 for ground allowing higher current input than the –DD and –DDV version as well as larger wire and flexibility if making your own cable to a custom supply.



P3, P4, P6 Pinout

NAME	P3	P4	P6
GND	1,2	2,3	2,3
+12	3,4	1	1
+5	NA	4	4

Please note the 5V power on P4 and P6 is not used by the PCIeBPMCX2.

P4 = -DD option right angle mount Disk Drive style connector to mate with standard PC HDD power cable

P6 = -DDV option vertical mount Disk Drive style connector to mate with standard PC HDD power cable

P4 = -OT option high current connector. Mate supplied when this option is selected.

J1, J4, J5 Pinout

J4 and J5 are used to select the grounding option for the PMC0 and PMC1 Bezel's respectively. J1 is used for the PCle bezel. The silk-screen shows AC and DC positions for a shunt to select AC = .1 uF cap to ground, DC = direct connection to ground. No shunt = open connection to ground.

Frequently it is best to DC couple on one side and AC on the other side of a common cable to provide a reference for the cable shield and prevent ground loops.



PMC Module Rear IO -SCSI Interface Pin Assignment

The figure below gives the pin assignments for the PMC Module IO Interface – from Pn4 to the PCleBPMCX2 connectors. Also see the User Manual for your PMC board for more information. This table is for the SCSI connector option.

SCSI II [P2.P71	Jn4		
35	36	1	2	
1	2	3	4	
37	38	3 5 7	6	
3	4	7	8	
39	40	9	10	
5	6	11	12	
41	42	13	14	
7	8	15	16	
43	44	17	18	
9	10	19	20	
45	46	21	22	
11	12	23	24	
47	48	25	26	
13	14	27	28	
49	50	29	30	
15	16	31	32	
51	52	33	34	
17	18	35	36	
53	54	37	38	
19	20	39	40	
55	56	41	42	
21	22	43	44	
57	58	45	46	
23	24	47	48	
59	60	49	50	
25	26	51	52	
61	62	53	54	
27	28	55	56	
63	64	57	58	
29	30	59	60	
65	66	61	62	
31	32	63	64	
33	67	Open, +3.3 or GND via J2 silk screen defined		
34	68	Open, +3.3 or GND via J3		

FIGURE 1

PCIEBPMCX2 JN4 SCSI INTERFACE STANDARD

Read table:

P2/7-1 = J04/14-3

P2/7-35 = J04/14-1

Signals are matched length and differentially routed with 100 ohm impedance. 1,3 2,4 .. are pairs on the Jn4 connectors



PMC Module Rear IO –DIN Interface Pin Assignment

The figure below gives the pin assignments for the PMC Module IO Interface – from Pn4 to the PCIeBPMCX2 connectors. Also see the User Manual for your PMC board for more information. DIN [default] connector option.

DIN [P	13,P5]	Jn ²		
C1	C2	1	2	
A1	A2	3	2 4	
C3	C4	3 5 7	6 8	
A3	A4		8	
C5	C6	9	10	
A5	A6	11	12	
C7	C8	13	14	
A7	A8	15	16	
C9	C10	17	18	
A9	A10	19	20	
C11	C12	21	22	
A11	A12	23	24	
C13	C14	25	26	
A13	A14	27	28	
C15	C16	29	30	
A15	A16	31	32	
C17	C18	33	34	
A17	A18	35	36	
C19	C20	37	38	
A19	A20	39	40	
C21	C22	41	42	
A21	A22	43	44	
C23	C24	45	46	
A23	A24	47	48	
C25	C26	49	50	
A25	A26	51	52	
C27	C28	53	54	
A27	A28	55	56	
C29	C30	57	58	
A29	A30	59	60	
C31	C32	61	62	
A31	A32	63	64	

FIGURE 2

PCIEBPMCX2 JN4 DIN INTERFACE STANDARD

Read table:

P13/5-A1 = J04/14-3

P13/5-C1 = J04/14-1

Signals are matched length and differentially routed with 100 ohm impedance. 1,3 2,4 .. are pairs on the Jn4 connectors



PMC Module Rear IO – Ethernet/Serial Pin Assignment

The figure below gives the pin assignments for the Pn4 to the PCleBPMCX2 Ethernet and Serial connectors. Also see the User Manual for your PMC board for more information. Applies to Position 0 only. Optional to install. IO is disabled for the corresponding connections.

J10 [ENE	Γ 01		J04	
TRD0P(1)	TRD2P(4)	1	2	
TRD0N(2)	TRD2N(5)	3	4	
, ,	. ,	3 5 7	6	
TRD1P(3)	TRD3P(7)		8	
TRD1N(6)	TRD3N(8)	9	10	
J18 ENE	T 1]	11	12	
TRD0P(1)	TRD2P(4)	13	14	
TRD0N(2)	TRD2N(5)	15	16	
		17	18	
TRD1P(3)	TRD3P(7)	19	20	
TRD1N(6)	TRD3N(8)	21	22	
		23	24	
SER0 & SEF		25	26	
J16-1	TXDO	27	28	
J17-1	TXD1	29	30	
		31	32	
J16-2	RXD0	33	34	
J17-2	RXD1	35	36	
		37	38	
		39	40	
		41	42	
		43	44	
		45	46	
		47	48	
		49	50	
		51	52	
		53	54	
		55	56	
		57	58	
		59	60	
		61	62	
		63	64	

FIGURE 3

PCIEBPMCX2 JN4 ETHERNET/SERIAL INTERFACE STANDARD

Read table:

J10 TRD0P = J04-1

Remaining IO signals are connected through to SCSI or DIN connector as shown in Figures 1 & 2.

Pin3 on Serial connectors is GND



Applications Guide

Interfacing

Some general interfacing guidelines are presented below. Do not hesitate to contact the factory if you need more assistance.

Installation

The PMC is mounted to the PCIeBPMCX2 prior to installation within the chassis. For best results: with the PCIe bracket installed, install the PMC at an angle so that the PMC front panel bezel penetrates the PCIe bracket then rotate down to mate with the PMC [PnX] connectors.

There are four mounting locations per PMC. Two into the PMC mounting bezel, and two for the standoffs near the PMC bus connectors.

Start-up

Make sure that the "system" can see your hardware before trying to access it. Many BIOS will display the PCI devices found at boot up on a "splash screen" with the VendorID and CardId for the PMC installed and an interrupt level. If the information is not available from the BIOS then a third party PCI device cataloging tool will be helpful. The device manager can be used for Windows OS installations.

Watch the system grounds. All electrically connected equipment should have a fail-safe common ground that is large enough to handle all current loads without affecting noise immunity. Power supplies and power consuming loads should all have their own ground wires back to a common point.

Power all system power supplies from one switch. Connecting external voltage to the PCleBPMCX2 when it is not powered can damage it, as well as the rest of the host system. This problem may be avoided by turning all power supplies on and off at the same time. This applies more to the PMC's installed onto the PCleBPMCX2 than the PClEBPMCX2 itself, and it is smart system design when it can be achieved.



Construction and Reliability

The PCIeBPMCX2 is constructed out of 0.062 inch thick High Temp FR4 ROHS compliant material. Cooling cutouts have been designed into the product for improved airflow to the PMC sites. The components on the PCIeBPMCX2 are tied into the internal power planes to spread the dissipated heat out over a larger area. This is an effective cooling technique in the situation where a large portion of the board has little or no power dissipation.

Surface mounted components are used. The connectors are SMT for the PMC bus and through hole for the IO.

The PMC Module connectors are keyed and shrouded with Gold plated pins on both plugs and receptacles. They are rated at 1 Amp per pin, 100 insertion cycles minimum. These connectors make consistent, correct insertion easy and reliable.

The PMC Module is secured against the carrier with the PMC connectors. It is recommended, for enhanced security against vibration, that the PMC mounting screws are installed. The screws are supplied with the PMC from the OEM. Dynamic Engineering has screws, standoffs, blank bezels and other PMC hardware available at a reasonable cost if your PMC was not shipped with some of the required attachment hardware or if it has been misplaced.

Thermal Considerations

If the PMC installed has large heat dissipation; forced air cooling is recommended.

Fan options are available for high thermal load PMC's or for a chassis with a lack of air circulation. The fan option is required for PMC's using 5A or more on either or both of the 5V or 3.3V rails.



Warranty and Repair

Please refer to the warranty page on our website for the current warranty offered and options.

http://www.dyneng.com/warranty.html

Service Policy

Before returning a product for repair, verify as well as possible that the suspected unit is at fault. Then call the Customer Service Department for a RETURN MATERIAL AUTHORIZATION (RMA) number. Carefully package the unit, in the original shipping carton if this is available, and ship prepaid and insured with the RMA number clearly written on the outside of the package. Include a return address and the telephone number of a technical contact. For out-of-warranty repairs, a purchase order for repair charges must accompany the return. Dynamic Engineering will not be responsible for damages due to improper packaging of returned items. For service on Dynamic Engineering Products not purchased directly from Dynamic Engineering contact your reseller. Products returned to Dynamic Engineering for repair by other than the original customer will be treated as out-of-warranty.

Out of Warranty Repairs

Out of warranty repairs will be billed on a material and labor basis. Customer approval will be obtained before repairing any item if the repair charges will exceed one half of the quantity one list price for that unit. Return transportation and insurance will be billed as part of the repair and is in addition to the minimum charge.

For Service Contact:

Customer Service Department
Dynamic Engineering
150 DuBois St. Suite C
Santa Cruz, CA 95060
831-457-8891
831-457-4793 fax
InterNet Address support@dyneng.com



Specifications

Logic Interfaces: PMC: PCI, PCI-X Interface

PCle: 1-4 lanes

Access types: PCI bus accesses

CLK rates supported: 133, 100, 66, 50, 33, 25 MHz PCI(x) clock rates

Bus Size Supported: 32 or 64 bit wide operation

Software Interface: Transparent Bridge. Tsi384 registers in configuration space.

Access to registers is usually not required

Initialization: Dipswitch settings for optimized performance, factory

defaults usually best choice, no software required to operate

transparent bridge.

Interface: PMC front bezel via PCI bracket and User IO connector via

SCSI II or DIN connectors. Option for Ethernet and Serial

ports.

Dimensions: full length PCIe board, single PCI slot width with PMC's

installed

Construction: High Temp ROHS compliant FR4 Multi-Layer Printed Circuit,

Through Hole and Surface Mount Components.



Order Information

standard temperature range -40 - 85°C rated components

PCIeBPMCX2 4 PCIe lane connector. 1-4 lane operation.

Compatible with 4 or more lane backplane

connectors.

http://www.dyneng.com/pciebpmcx2.html

-FAN FAN(1,1R) FAN(2,2R) FAN(3,3R) FAN(4,4R)

and combinations. Add R for reversed mounting with Zero Slot operation. For non-Zero Slot higher velocity fans add HV to position – 1HV, 2HV etc. Always rear

mounted with HV and will interfere with the

next slot on the motherboard.

-NC no DIN or SCSI connectors installed-ROHS for ROHS compliant processing

-CC add conformal coating option

-DD add disk drive power connector

-DDV add vertical disk drive power conn.

-OT add high power connector

HDEterm68 http://www.dyneng.com/HDEterm68.html

68 pin SCSI II to 68 screw terminal converter

with DIN rail mounting.

HDEcabl68 http://www.dyneng.com/HDEcabl68.html

68 pin SCSI cable available in several lengths.

DINterm64 http://www.dyneng.com/DINterm64.html

64 pin ribbon cable to 64 screw terminal

converter with DIN rail mounting.

DINRibn64 http://www.dyneng.com/DINribn64.html

64 conductor ribbon cable - custom lengths.

All information provided is Copyright Dynamic Engineering

